Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Support ALTIVEC vector instruction on IBM POWER. #58

Closed
3 tasks done
kif opened this issue Jun 4, 2019 · 0 comments · Fixed by #59
Closed
3 tasks done

Support ALTIVEC vector instruction on IBM POWER. #58

kif opened this issue Jun 4, 2019 · 0 comments · Fixed by #59

Comments

@kif
Copy link
Contributor

kif commented Jun 4, 2019

This issue the the continuation of:
Blosc/c-blosc#267

As stated there, SSE2 instructions from Intel can be transparently mapped into ALTIVEC starting with GCC-8. I made a quick demonstrator which is 40 to 50% faster (bitshuffle-lz4) compared to the master on a power9. The roadmap is the following:

  • Add the -DNO_WARN_X86_INTRINSICS compiler flag
  • Check the compiler version and processor version
  • Update the tests to validate this path like all the others
@kif kif mentioned this issue Jun 4, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging a pull request may close this issue.

1 participant