Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Implement CLIC spec chapter 8.4 - Exception handling #499

Closed
silabs-oysteink opened this issue Apr 6, 2022 · 1 comment
Closed

Implement CLIC spec chapter 8.4 - Exception handling #499

silabs-oysteink opened this issue Apr 6, 2022 · 1 comment

Comments

@silabs-oysteink
Copy link
Contributor

The spec states:

"Horizontal synchronous exception traps, which stay within a privilege mode, are serviced with the same interrupt
level as the instruction that raised the exception.
Vertical synchronous exception traps, which are serviced at a higher privilege mode, are taken at interrupt level 0
in the higher privilege mode."

This is not yet currently implemented.

silabs-oysteink added a commit to silabs-oysteink/cv32e40x that referenced this issue Aug 30, 2022
Horizontal traps (exceptions) to the same privilege level will now keep the value in mintstatus.mil stable. Previously this was updated to whatever value was on ctrl_fsm.irq_level regardless of exceptions or interrupts being taken.

Signed-off-by: Oystein Knauserud <[email protected]>
@silabs-oysteink
Copy link
Contributor Author

Shoudl be fixed with PR #659, closing issue.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant