Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Updated WARL behavior of pmpxcfg #491

Merged
merged 1 commit into from
Mar 28, 2022
Merged

Updated WARL behavior of pmpxcfg #491

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
50 changes: 24 additions & 26 deletions docs/user_manual/source/control_status_registers.rst
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1719,27 +1719,27 @@ Detailed:
+-------+-----------------+---------------------------------------------------------------------------------------------------------------+
| Bit# | R/W | Definition |
+=======+=================+===============================================================================================================+
| 31:24 | RW / WARL (0x0) | PMP3CFG |
| 31:24 | RW | PMP3CFG |
+-------+-----------------+---------------------------------------------------------------------------------------------------------------+
| 23:16 | RW / WARL (0x0) | PMP2CFG |
| 23:16 | RW | PMP2CFG |
+-------+-----------------+---------------------------------------------------------------------------------------------------------------+
| 15:8 | RW / WARL (0x0) | PMP1CFG |
| 15:8 | RW | PMP1CFG |
+-------+-----------------+---------------------------------------------------------------------------------------------------------------+
| 7:0 | RW / WARL (0x0) | PMP0CFG |
| 7:0 | RW | PMP0CFG |
+-------+-----------------+---------------------------------------------------------------------------------------------------------------+

Detailed ``pmpcfg1``:

+-------+------------------+---------------------------------------------------------------------------------------------------------------+
| Bit# | R/W | Definition |
+=======+==================+===============================================================================================================+
| 31:24 | RW / WARL (0x0) | PMP7CFG |
| 31:24 | RW | PMP7CFG |
+-------+------------------+---------------------------------------------------------------------------------------------------------------+
| 23:16 | RW / WARL (0x0) | PMP6CFG |
| 23:16 | RW | PMP6CFG |
+-------+------------------+---------------------------------------------------------------------------------------------------------------+
| 15:8 | RW / WARL (0x0) | PMP5CFG |
| 15:8 | RW | PMP5CFG |
+-------+------------------+---------------------------------------------------------------------------------------------------------------+
| 7:0 | RW / WARL (0x0) | PMP4CFG |
| 7:0 | RW | PMP4CFG |
+-------+------------------+---------------------------------------------------------------------------------------------------------------+

...
Expand All @@ -1749,43 +1749,41 @@ Detailed:
+-------+------------------+---------------------------------------------------------------------------------------------------------------+
| Bit# | R/W | Definition |
+=======+==================+===============================================================================================================+
| 31:24 | RW / WARL (0x0) | PMP63CFG |
| 31:24 | RW | PMP63CFG |
+-------+------------------+---------------------------------------------------------------------------------------------------------------+
| 23:16 | RW / WARL (0x0) | PMP62CFG |
| 23:16 | RW | PMP62CFG |
+-------+------------------+---------------------------------------------------------------------------------------------------------------+
| 15:8 | RW / WARL (0x0) | PMP61CFG |
| 15:8 | RW | PMP61CFG |
+-------+------------------+---------------------------------------------------------------------------------------------------------------+
| 7:0 | RW / WARL (0x0) | PMP60CFG |
| 7:0 | RW | PMP60CFG |
+-------+------------------+---------------------------------------------------------------------------------------------------------------+

The configuration fields for each pmpxcfg are as follows:
The configuration fields for each ``pmpxcfg`` are as follows:

+-------+------------------+---------------------------+
| Bit# | R/W | Definition |
+=======+==================+===========================+
| 8 | WARL (0x0) | Reserved |
+-------+------------------+---------------------------+
| 7 | RW / WARL (0x0) | **L**. Lock |
| 7 | RW | **L**. Lock |
+-------+------------------+---------------------------+
| 6:5 | WARL (0x0) | Reserved |
+-------+------------------+---------------------------+
| 4:3 | RW / WARL (0x0) | **A**. Mode |
| 4:3 | RW | **A**. Mode |
+-------+------------------+---------------------------+
| 2 | RW / WARL (0x0) | **X**. Execute permission |
| 2 | RW / | **X**. Execute permission |
+-------+ WARL (0x0, 0x1, +---------------------------+
| 1 | 0x3, 0x4, | **W**. Write permission |
+-------+ 0x5, 0x7) +---------------------------+
| 0 | | **R**. Read permission |
+-------+------------------+---------------------------+
| 1 | RW / WARL (0x0) | **W**. Write permission |
+-------+------------------+---------------------------+
| 0 | RW / WARL (0x0) | **R**. Read permission |
+-------+------------------+---------------------------+

pmpxcfg is RW if x < ``PMP_NUM_REGIONS`` and WARL (0x0) otherwise.


.. note::
pmpxcfg is WARL (0x0) if x >= ``PMP_NUM_REGIONS``.

The **R**, **W** and **X** together form a WARL field for which the combinations with **R** = 0 and **W** = 1 are reserved for future use
if **mseccfg.MML** = 0.
In |corev| the **W** bit will be forced to 0 when attempting to write **R** = 0 and **W** = 1 while **mseccfg.MML** = 0.
.. note::
The **R**, **W** and **X** together form a collective WARL field for which the combinations with **R** = 0 and **W** = 1 are reserved for future use
if **mseccfg.MML** = 0. The value of the collective **R**, **W**, **X** bitfield will remain unchanged when attempting to write **R** = 0 and **W** = 1 while **mseccfg.MML** = 0.

PMP Address (``pmpaddr0`` - ``pmpaddr63``)
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Expand Down