Updates to Zc handling in IF stage #612
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
- No prefetch_ready handshake on tbljmp. Table jumps will either generate a pc_set and kill_if when they reach ID, or they will get killed (which also implies kill_if and a new pc_set). - Sequencer will not get valid_i on trigger matches. Matched instruction will be first && last and enter debug before first operation is retired. - Deasserting tbljmp for trigger matches (similar to how all write enables are deassert in ID for trigger matches). Above three changes are needed for E40S PC hardening logic, and are added to E40X for code consistency. Not SEC clean due to different prefetch_ready which makes the instruction bus differ in SEC. Signed-off-by: Oystein Knauserud <[email protected]>
silabs-oysteink
added
the
Component:RTL
|
Self merging due to vacation season. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Above three changes are needed for E40S PC hardening logic, and are added to E40X for code consistency.
Not SEC clean due to different prefetch_ready which makes the instruction bus differ in SEC.
Signed-off-by: Oystein Knauserud [email protected]